Design Through Verilog HDL